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Abstract. This paper demonstrates the design of a fully 
CMOS chaotic circuit consisting of only DDCC based 
memristor and inductance simulator. Our design is com-
posed of these active blocks using CMOS 0.18 µm process 
technology with symmetric ±1.25 V supply voltages. A new 
single DDCC+ based topology is used as the inductance 
simulator. Simulation results verify that the design pro-
posed satisfies both memristor properties and the chaotic 
behavior of the circuit. Simulations performed illustrate 
the success of the proposed design for the realization of 
CMOS based chaotic applications. 
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1. Introduction 
In 1971, Leon Chua theoretically claimed that the 
memristor is the fourth circuit element besides the three 
well-known circuit elements; namely, resistor, capacitor 
and inductor [1]. For a long time, it remained just as 
a theoretical element and rarely appeared in the literature 
because of having no simple and practical realization. In 
2008, a group of researchers from HP laboratories 
announced the fabrication of a physical implementation 
behaving as a memristor [2]. Its prototype is based on 
a TiO2 thin film containing doped and un-doped regions 
between two metal contacts at nanometer scale. This 
implementation, realized by HP researchers, has attracted 
significant attention.  
It is expected that memristors can be applied and pro-
vide new additional features to analog circuits. Various 
analog and chaotic applications of memristor to analog, 
chaotic and synaptic circuits are studied in the literature 
[3]-[11]. Despite large-scale interest on memristor and 
emerging many studies, no commercially available mem-
ristor exists yet. In this sense, a proper physical implemen-
tation representing the memristor behavior is of great 
importance from the point of view of real-world circuit 
design.  
SPICE macromodels and memristor emulators exhib-
iting memristor-like behavior are presented in the literature 
[12]-[22]. SPICE models are useful for modeling charac-
teristics of the memristor, but they have not been an alter-
native in practical realizations. Emulators can represent the 
behavior of memristor in a restricted extent and they can be 
applicable on some real applications.  
Some inductorless implementations of Chua’s circuit 
have been presented in the literature [23], [24]. Implemen-
tation approach of CMOS memristor employing Differen-
tial Difference Current Conveyor (DDCC) based blocks is 
presented previously [8].  
In this paper, we propose a fully CMOS DDCC based 
scheme to realize memristor. It is pointed out that, this is 
an appropriate design for circuit. Also physical charge-flux 
characteristic of memristor. Memristor is constructed to 
behave convenient to the cubic memristor definition. 
Beyond our prior work, in this implementation appropriate 
chaotic behavior is obtained by using fully CMOS DDCC 
based a new CMOS based inductance simulator is used. 
Along with that, supply voltages and process technology is 
selected properly to current CMOS processes.  
The paper is structured as follows: Section 2, which 
follows this introduction, summarizes the nonlinear cubic 
modeling of memristor. Section 3 includes the memristor-
based Chua's circuit along with its dynamics with 
MATLAB simulations. In Section 4 we present the detailed 
design steps of our DDCC memristor-based chaotic circuit. 
Also in this section DDCC based inductance simulator is 
introduced. In Section 5 we present characteristics of mem-
ristor-based Chua’s circuit. This section is devoted to the 
demonstrations of SPICE simulations based on the pro-
posed design. Finally, the conclusions of this work are 
given in the sixth section. 
2. Modeling of Memristor with Cubic 
Nonlinearity 
Memristor can be defined with two types of nonlinear 
constitute relation between the device voltage and current: 
  v M q i , (1) 
  i W v  (2) 
where M(q) and W(φ) are nonlinear functions which are 
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called memristance and memductance respectively and 
they are defined by: 
    d qM q
dq
 , (3) 
    dqW
d
  . (4) 
The memristor designed in this work is a flux con-
trolled memristor described by the relation in (2). The rela-
tion between the terminal voltage v(t) and the terminal 
current i(t) of the memristor is obtained by: 
         dq dq d dqi t v t W t v t
dt d dt d
      . (5) 
Nonlinear resistor in Chua's circuit is defined by 
Zhong with cubic nonlinearity. It has been revealed that, all 
features of the circuit are captured correctly by this defini-
tion [25]. The q(t) - φ(t) function of memristor with cubic 
nonlinearity is used for implementation of chaotic circuits 
[26]. The cubic polynomial definition of memristor is de-
fined as follows: 
   3q     . (6) 
Thus, the memductance function is given by: 
   23dqW
d
     . (7) 
Considering (7) and the flux-voltage relation, we get 
(8). Our definition in this work, is based this relation. 
       23i t v t dt v t      . (8) 
The memristor circuit introduced employs only 
DDCC based sub blocks such as mainly integrator, squarer, 
multiplier and summer. Designs of these active blocks are 
given in the following sections. 
3. Chaos in Memristor-Based Chua’s 
Circuit 
Memristor-based Chua’s circuit used in this work is 
shown in Fig. 1.  
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Fig. 1.  Memristor-based Chua’s circuit. 
Note that mathematical background of the memristor-
based Chua’s circuit illustrated in Fig. 1 is studied earlier 
in [26]. We apply the DDCC based CMOS circuit 
proposed in our work to the realization of the Chua’s 
circuit. 
The dynamical state equations of memristor-based 
Chua’s circuit can be described by 
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where W(φ(t)) is memristor memductance and is defined by 
(7). By considering α, β and other circuit parameter values 
from [25], [26] this unscaled system gives unrealistic cur-
rents (up to hundred amps) and voltages (above kilo volts). 
In traditional op-amp based implementations currents and 
voltages are scaled about at mA and ten-volt levels [25], 
[26]. For our CMOS design we need to reduce much lower 
than these levels. Rescaled current and voltages are defined 
as: 
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The following set of equations is obtained as our 
rescaled system. 
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  (11) 
where β is also rescaled with 
 2
1
`     (12) 
Let δ = 1.6 kΩ × 47 nF = 7.52×10-5, C1 = 7.2 nF, C2 = 
70 nF, L = 18 mH, R = 1.97 kΩ. α = -0.662 × 10-3 and β = 
18.75 × 10-3. Initial values are φ(0) = 0, iL(0) = 0, vC1(0) = 
0.01, vC2(0) = 0.01. This parameter set will be used as 
design basis synthesizing of the CMOS circuit.  
The bifurcation diagram of the system with respect to 
R is shown in Fig. 2. R is very important to create the 
chaotic behavior. Time domain waveforms and chaotic 
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phase portraits from MATLAB simulations are shown in 
Fig. 3 and Fig. 4, respectively.  
In a recent work, it has been shown that the type of 
singularities may be an indication of chaos [27]. Following 
up in this direction, it may be useful to note that the system 
in (11) has a single singularity on the origin, i.e. vC1 = vC2 = 
iL = 0 unlike conventional Chua’s system; thus we think 
that a detailed study of the system from the perspective 
introduced in [27] would be useful, while being beyond 
this paper’s scope. 
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Fig. 2.  The bifurcation diagram with respect to R. 
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Fig. 3.  Time domain waveforms of chaotic signals from MATLAB simulations. 
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Fig. 4.  Phase portraits from the MATLAB simulations. 
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4. Design of Fully CMOS Memristor-
Based Chaotic Circuit 
4.1 DDCC 
DDCC is a 5-terminal active circuit block. Circuit 
symbol of DDCC is given in Fig. 5. Its terminal character-
istics can be defined by a hybrid matrix giving the output 
of the five ports in terms of their corresponding inputs as 
shown in (13) [28].  
 
Fig. 5.  Circuit symbol of DDCC. 
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                                
 (13) 
Here ± (plus or minus) sign indicates whether DDCC 
is non-inverting or inverting type denoted as DDCC+ or 
DDCC- respectively. 
4.2 Block Diagram of Proposed DDCC Based 
Memristor 
The proposed principle block diagram of memristor 
constructed employing only CMOS DDCC based sub 
blocks is shown in Fig. 6. 
 
Fig. 6.  Principle block diagram of proposed memristor 
implementation. 
Four main CMOS stages are used in our memristor 
design. The first block works as an integrator. Also this 
block behaves as a buffer and it is used to avoid loading 
effect and insulate the current from the other stages. The 
output of the first block is connected both of the inputs of 
the multiplier and here it is the square of the voltage. The 
next block is summing block which also incorporates coef-
ficients defined in (8) to the process. This block also makes 
current-voltage conversion in order to produce the inputs 
of the multiplier in voltages form. Finally, the current of 
our active memristor is generated after the output of this 
last multiplier block. 
4.3 Sub-blocks of Memristor 
4.3.1 Integrator 
DDCC based integrator is shown in Fig. 7. For RX = 
∞ the output characteristics of the circuit can be derived as 
follows: 
 1 2 3O
V V VV
sRC
  . (14) 
DDCC+Y1
Y2
Y3
X
Z
V1
R
VO
V2
V3
C + RX
 
Fig. 7.  DDCC based integrator. 
Only C is used at the output of the integrator. Its pa-
rameters are defined as R = 1.6 kΩ and C = 47 nF. 
4.3.2 Multiplier 
In order to obtain DDCC based multiplier, the 
combination of two DDCC differential squarer is used 
[28]. The schematic of differential squarer is given in 
Fig. 8. 
V1
V3
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I2 IO
Y1
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Y3
X
DDCC+
Z
 
Fig. 8.  DDCC based differential squarer. 
In triode region, drain current of a MOS transistor can 
be expressed as follows: 
   22D GS T DS DSI K V V V V     , (15) 
 1
2 ox
WK C
L
 . (16) 
Considering the voltage relation of DDCC between 
X-Y inputs and supposing the transistors are well matched, 
the output current IO can be derived as 
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   (17) 
If a DDCC- is used here, the output current would be 
obtained as follows 
    2 21 3 1 32O s
KI V V K V V      . (18) 
DDCC based multiplier [28] can be realized employ-
ing two squarers as shown in Fig. 9. Summing the outputs 
of both squarers, the output characteristics of the multiplier 
is obtained as given in (19). 
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Fig. 9.  DDCC multiplier. 
   2 21 3 1 3 1 3 1 322 2O M
K KI V V V V KVV K V V          (19) 
where KM is the multiplying coefficient of the multiplier. 
Aspect ratios of MOS transistor used at inputs of the 
multiplier stage are W/L = 40 µm / 1 µm and W/L = 
10 µm / 1 µm for multiplier 1 and multiplier 2, respec-
tively. Gate voltages of these transistors are defined as 
VG = 0.75 V and drain currents are decreased as soon as 
possible preserving required multiplying situation. It is 
clear from Fig. 9 that the outputs of multipliers are current. 
The output current of multiplier 2 corresponds current of 
memristor. However current at the output of memristor 1 
will be converted to voltage as stated in description of the 
summer block. 
4.3.3 Buffer 
DDCC has buffered inputs with very high gate 
impedances. Normally there is no need to additional buffer 
stages. However, DDCC multipliers have additional drain-
input MOS transistors. So, DDCC based buffers are used at 
the input stages of these multipliers as shown in Fig. 10. 
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Y1
Y2
Y3
X
DDCC+
Z
 
Fig. 10.  DDCC based buffer. 
4.3.4 Inverter 
As can be seen from Fig. 9 we need an inverter at one 
of the inputs of the each DDCC multiplier. To obtain 
an inverter employing DDCC, simply it can be obtained by 
using the Y2 terminal as input and Z terminal as output. 
However, this topology is proper if the following stage has 
buffered input(s). Otherwise, an additional buffer will be 
needed. As a simpler form, DDCC based inverting buffer 
shown in Fig. 11 is used in our design. 
 
Fig. 11.  DDCC based inverting buffer. 
4.3.5 Summer 
A DDCC is a kind of differential summer circuit due 
to its characteristic. As the DDCC based summing circuit 
in Fig. 6, two-input DDCC based topology is used as 
shown in Fig. 12. In this scheme, by considering 
differentiated inputs which are applied to Y1 and Y2, the 
output voltage of the circuit is as follows: 
  1 2ZO
X
RV V V
R
  . (20) 
DDCC+Y1
Y2
Y3
X
Z
RX
VO
V1
RZ
V2
R1
VD
I1
 
Fig. 12.  DDCC based summer topology used in the memristor 
design. 
V1 corresponds produced voltage from the output 
current of the previous multiplier with resistor R1 = 1.6 kΩ. 
V2 is a DC voltage with the value of VD = 135 mV. It stands 
for α with scaled a constant. For weighted summation, RX 
and RZ is used with values RX = 1 kΩ and RZ = 2.5 kΩ. 
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4.4 Single DDCC+ Based Inductance 
Simulator 
Inductors are undesired elements in circuits because 
of their drawbacks such as in the usage of space, cost and 
adjustability. They cannot be implemented inside a chip. 
Actively simulating of the inductors offers appropriate 
design possibilities and in this sense it is more preferable. 
A single CCII+ based inductance simulator was 
presented by Cicekoglu and Kuntman [30]. Based on this 
implementation, we have constructed a DDCC+ based new 
inductance simulator as shown in Fig. 13. 
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Zi
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X
DDCC+
Z
 
Fig. 13.  DDCC based inductance simulator. 
By using this topology it is either possible to realize 
an inductor with series resistance or a lossless inductor. For 
the grounded inductor with series resistance, equivalent 
inductance and resistance are defined by 
 
   
 
1 3 4 3 4 2 1 5
3 4 1 8
2
eq
G G G G G G sG C
L
G G G G
     ,  (21) 
 
   
 
1 3 4 3 4 2
3 4 1 8
eq
G G G G G G
R
G G G G
    .  (22) 
To utilize a lossless inductor, in matching constraint 
given in (23) the impedance value is obtained as in (24). 
    1 3 4 3 2 4G G G G G G   ,  (23) 
  1 53 4 1 2
2
eq
sG C
L
G G G G
   . (24) 
Parameters of inductance simulator are selected as 
R1 = 1.35 kΩ, R3 = 1.35 kΩ, R4 = 1.35 kΩ, R2 = 450 Ω. 
4.5 CMOS Design of DDCC 
CMOS design of DDCC± used in this work is shown 
in Fig. 14. Our DDCC± is constructed based on implemen-
tations given in [28], [30]. In the circuit, M1, M2 and M3, 
M4 are two differential stages. High gain stage is obtained 
by a current mirror and the differential current is converted 
to a single-ended output current with the transistors M13, 
M14, M15. The positive output terminal Z+ is composed 
with a current source and duplicating elements of the cur-
rent of the transistor M15 (M8, M9, M16 and M17). At the 
negative output terminal Z-, the current mirror shaped and 
the direction of the current is changed by transistors M10, 
M11, M12 and M18. Offset issue is critical for the multi-
plier stages in our design. A small DC current has come up 
at the output of multipliers. It would be solved for multi-
plier 1 by defining the value of VD in Fig. 12. However, to 
systematically get rid of this constant DC current offset, 
M19 is used. 
The supply voltages VCC and VSS are +1.25 V and  
-1.25 V, respectively. Bias voltages are taken as Vb1 = 
-0.34 V and Vb2 = 0. Aspect ratios of all NMOS and PMOS 
transistors except M19 are WN/LN = 4 µm / 0.8 µm and 
WP/LP = 8 µm / 0.8 µm, respectively. Dimensions of M19 
are defined as WM19/LM19 = 20 µm / 9 µm. 
M3 M4
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M10 M11
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Fig. 14.  CMOS circuit schematic of DDCC. 
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5. Simulation Results 
In this section PSPICE simulations of the fully CMOS 
memristor-based circuit are performed and results are 
shown. Resistance R in Fig. 1 is still a parameter. It is 
taken the same as in MATLAB simulations: R = 1.97 kΩ. 
Setting of parameters properly has emerged as a critical 
issue. In addition to defining of parameters according to 
the calculations and design constraints, additional adjust-
ments have been carried out by considering characteristics 
of the whole system. 
Time and corresponding frequency domain wave-
forms and chaotic phase portraits are shown in Fig. 15 and 
Fig. 16, respectively. Note that the time domain and phase 
portrait plots obtained from the CMOS circuit exhibit very 
good visual agreement with corresponding plot in the 
MATLAB simulations. 
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Fig. 15.  Time domain waveforms of chaotic signals from SPICE simulations. 
RADIOENGINEERING, VOL. 23, NO. 4, DECEMBER 2014 1147 
 
Fig. 16.  Phase portraits from the SPICE simulations. 
Flux-charge cubic characteristics of the memristor is 
shown in Fig. 17. Theoretical plot is obtained by using 
predetermined α and β at the beginning of our design. 
Experimental characteristics are obtained from CMOS 
chaotic circuit. From the SPICE simulations, the memduc-
tance parameters given in (8), are experimentally rede-
termined as α = -0.698 × 10-3 and β = 16.987 × 10-3. 
The total power consumption of the system is deter-
mined as 3.2 mW. This indicates a very low level compar-
ing of other traditional op-amp based realizations. 
Beyond the prior works and traditional op-amp based 
implementations, our design is entirely CMOS based and 
implementable only on a chip. From this perspective, it is 
obvious that it requires much less area. Along with the 
current process technology, it promises a considerable 
reduction in terms of the total number of transistors used in 
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Fig. 17.  Theoretical and experimental memristor cubic 
characteristic curve.  
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the design even except inductor [8], [26]. Unlike the op-
amp based implementations, the proposed circuit can 
operate over a wide range of frequencies from Hz to MHz 
levels. 
6. Conclusions 
In this study, a new fully CMOS memristor-based 
chaotic Chua’s circuit is presented. Memristor is imple-
mented employing only CMOS DDCCs based blocks and 
therefore suitable to current VLSI processes. In the frame 
of the work performed, besides a systematically realizable 
DDCC-only realization approach to a CMOS-only mem-
ristor, a new CMOS-only chaotic oscillator is also pre-
sented. This design consumes less power and requires less 
area comparing other traditional realizations. 
Simulations performed show that with the memristor 
model proposed, both memristor characteristics and chaotic 
behavior of the system is provided accurately. Memristor 
promises some new features such as reduction in the area 
used for the same function, lower power consumption etc. 
Furthermore it can be observed clearly that new possibili-
ties and advantages will be added thanks to its natural non-
volatile and non-linear structure. Since there is no physical 
sample yet, physically based correct modeling and design 
of the memristor is important. Proper implementations can 
be used in practical applications. It is possible to use a real 
physical memristor in this system when it is available. 
Memristor can be easily applied to chaotic circuits 
thanks to its natural nonlinear behavior. It seems reason-
able to compose memristor-based chaotic synchronization 
and chaotic communication applications. In addition it is 
known that memristors can mimic the behavior of biologi-
cal synapses. We believe that our implementation and its 
application to chaotic circuits would benefit the memristor-
based chaotic circuits, memristor-based analog signal proc-
essing applications. 
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